Sistema de Bibliotecas Universidad de América | SISTEMA DE BIBLIOTECAS

ACERCA DE NOSOTROS

Solve online analyzer time delays by improving sampling system design Wiroon Tanthapanichakoon, Konkiat Suriye

By: Tanthapanichakoon, Wiroon
Contributor(s): Suriye, Konkiat
Subject(s): Control de Procesos Quimicos | Diseño de procesos In: Hydrocarbon processing Vol.95, No.1, 2016: páginas 71-76Abstract: Process design engineers may occasionally become involved in the design of online analyzers and their associated sampling systems. Here are proven and practical strategies to significantly reduce time delays without added or expensive investment. Time delay is key in sampling loop design: to use analyzer data to adjust process control, it should reflect the most recent process conditions. Specialist analyzer engineers are good at specifying components in analyzer systems based on experience with previous analyzer systems. However, if they have limited process engineering fundamental knowledge, analyzer sampling loop design is often copied "as is" from prior designs without understanding that a seemingly reasonable design may cause significant time delays. Too often, the time delay is not calculated, but is blindly assumed as acceptable by the process engineers who design the main process system, causing unexpected process control problems in service.
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Holdings: Hydrocarbon processing Vol.95, No.1, 2016: páginas 71-76

Process design engineers may occasionally become involved in the design of online analyzers and their associated sampling systems. Here are proven and practical strategies to significantly reduce time delays without added or expensive investment. Time delay is key in sampling loop design: to use analyzer data to adjust process control, it should reflect the most recent process conditions. Specialist analyzer engineers are good at specifying components in analyzer systems based on experience with previous analyzer systems. However, if they have limited process engineering fundamental knowledge, analyzer sampling loop design is often copied "as is" from prior designs without understanding that a seemingly reasonable design may cause significant time delays. Too often, the time delay is not calculated, but is blindly assumed as acceptable by the process engineers who design the main process system, causing unexpected process control problems in service.

There are no comments for this item.

to post a comment.

Click on an image to view it in the image viewer

Powered by Koha